1 Introduction2 Background 2.1 The Power of Intent 2.2 The Abstraction of UPF3 Modeling UPF 3.1 Fundamental Constructs of UPF 3.1.1 UPF Power Domain and Domain Boundary 3.1.2 UPF Power Supply and Supply Networks 3.1.3 UPF Power Stages 3.1.4 UPF Power Strategies 3.2 Succssively Refinable UPF 3.3 Incrementally Refinable UPF 3.4 Hierarchical UPF4 Power Aware Standardization of Library 4.1 Liberty Power Management Attributes 4.2 Power Aware Verification Model Libraries 4.2.1 Non-PA Simulation Model Library 4.2.2 PA-Simulation Model Library 4.2.3 Extended-PA-Simulation Model Library5 UPF Based Power Aware Dynamic Simulation 5.1 PA Dynamic Verification Techniques 5.2 PA Dynamic Simulation: Fundamentals 5.3 PA Dynamic Simulation: Verification Features 5.4 PA Dynamic Simulation: Verification Practices 5.5 PA Dynamic Simulation: Library Processing 5.6 PA Dynamic Simulation: Testbench Requirements 5.7 PA Dynamic Simulation: Custom PA Checkers and Monitors 5.8 PA Dynamic Simulation: Post-Synthesis Gate-Level Simulation 5.9 PA Dynamic Simulation: Simulation Results and Debugging Techniques6 Power Aware Dynamic Simulation Coverage 6.1 PA Dynamic Simulation: Coverage Fundamentals 6.2 PA Dynamic Simulation: Coverage Features 6.3 PA Dynamic Simulation: Coverage Practices 6.3.1 Coverage Computation Model: For PA Dynamic Checks 6.3.2 Coverage Computation Model: For Power Stakes and Power State Transitions 6.3.3 Autotestplan Generation: From PA Dynamic Checks and Power State Transitions 6.3.4 Coverage Computation Model: For Cross-Coverage 7 UPF Based Power Aware Static Verification 7.1 PA Static Checks: Fundamental Techniques 7.2 PA Static Checks: Verification Features 7.3 PA Static Checks Library Processing 7.4 PA Static Checks: Verification Practices 7.5 PA Static Checks: Static Checker Results and Debugging Techniques8 References.

About the Author:

Progyna Khondkar is a low power design and verification expert and senior verification engineer at Mentor Graphics in the design verification technology division (DVT). He holds two patents and has numerous publications in power aware verification. He has strong focus on electronics, computer and information science education, research and teaching experiences in top level universities in Asia. He has worked for Hardware-Software design, development, integration, test and verification in the world class ASIC & Electronic Design Automation (EDA) companies for the last 15 years. He holds a PhD in Computer Science and is a senior member of IEEE. He also serves as a member of editorial board and reviewer of Journal of INFORMATION, IEEE Transactions on Computer-Aided Design of Integrated Circuit and Systems, IEEE Transactions on Computers and Journal of VLSI Design and Verification (JVLSIDV).