Introduction.- Security Verification Using Formal Methods.- Simulation-Based Security Validation Approaches.- Security Validation Using Side-Channel Analysis.- Automated Vulnerability Detection And Mitigation.- Conclusion.

Farimah Farahmandi is an assistant professor in the Department of Electrical and Computer Engineering at the University of Florida. She received her Ph.D. from the Department of Computer and Information Science and Engineering at the University of Florida, 2018. She received her B.S. and M.S. from the Department of Electrical and Computer Engineering at the University of Tehran, Iran in 2010 and 2013, respectively. Her research interests include design automation of System-on-Chips and energy-efficient systems, formal verification, hardware security validation, and post-silicon validation and debug. Her research has resulted in two books, seven book chapters, and several publications in premier ACM/IEEE journals and conferences including IEEE Transactions on Computers, IEEE Transactions on CAD, Design Automation Conference (DAC), and Design Automation and Test in Europe (DATE). Her research has been recognized by several awards including IEEE System Validation and Debug Technology Committee Student Research Award, Gartner Group Info-Tech Scholarship, a nomination for the Best Paper Award in ASPDAC 2017, and DAC Richard Newton Young Student Fellowship. She has actively collaborated with various research groups (IBM, Intel, and Cisco) that has led to several joint publications. She currently serves as an Associate Editor of IET Computers & Digital Techniques. She also has served on many technical program committees as well as organizing committees of premier ACM and IEEE conferences. Her research has been sponsored by AFRL, DARPA, and Cisco. She is a member of IEEE and ACM.

Yuanwen Huang received his Ph.D. degree in Computer Engineering at University of Florida, in 2017. He received his B.E. (Hons.) degree at the Huazhong University of Science and Technology, China, in 2012. His research interests include energy-aware computing, hardware trust validation, system-on-chip verification, and storage and file systems. He has published more than 10 papers in peer-reviewed conferences including CCS, DATE, ASPDAC, and ICCD, and transactions including IEEE TCAD, IEEE TIFS and ACM TECS. He received the Best Paper Award from the International Symposium on Quality Electronic Design in 2016. He received the DAC (Design Automation Conference) Richard Newton Young Fellowship award in 2016. He served in the Technical Program Committee for the international conference VLSI Design 2019. He is currently a software engineer at VMware, working on development in storage and file systems.